|Port Type||Name||Width (bits)||Description|
This page provides detailed information about the SystemC TLM2 Fast Processor Model of the Xilinx MicroBlaze V7_20 core.
Processor IP owner is Xilinx MicroBlaze.
OVP Fast Processor Model is written in C.
Provides a C API for use in C based platforms.
Provides a native C++ interface for use in SystemC TLM2 platforms.
The model is written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor.
The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance.
The model is provided as a binary shared object and is also available as source (different models have different licensing conditions). This allows the download and use of the model binary or the use of the source to explore and modify the model.
The model has been run through an extensive QA and regression testing process.
This model executes instructions of the target architecture and provides an interface for debug access. An interface to GDB is provided and this allows the connection of many industry standard debuggers that use the GDB/RSP interface. For more information watch the OVP video here.
The model also works with the Imperas Multicore Debugger and advanced Verification, Analysis and Profiling tools.
Model downloadable (needs registration and to be logged in) in package microblaze.model for Windows32 and for Linux32. Note that the Model is also available for 64 bit hosts as part of the commercial products from Imperas.
Model Variant name: V7_20
Microblaze Processor Model
Apache 2.0 Open Source License
Instruction Set: This model fully implements the instruction set upto and including V10.
Privileged Instructions: Implemented
Virtual-Memory Management: Implemented
Reset, Interrupts, Exceptions and Break: Implemented
Floating Point Unit: Implemented
Stream Link Interface: Implemented
GDB: There is a known issue in the microblaze gdb, a lockup can occur when disassembling from address 0
Machine Status Set/Clear Instructions.
Pattern Compare Instructions.
Floating Point Unit (FPU).
Disable Hardware Multiplier.
Processor Version Register (PVR).
Hardware Multiplier 64-bit Result.
Floating Point Conversion and Square Root Instructions.
Memory Management Unit.
Extended Stream Instructions .
Models have been validated correct by running through extensive tests using test suites and technology provided by Xilinx
OVP simulator downloadable (needs registration and to be logged in) in package OVPsim for Windows32 and for Linux32. Note that the simulator is also available for 64 bit hosts as part of the commercial products from Imperas.
OVP Download page here.
OVP documentation that provides overview information on processor models is available OVP_Guide_To_Using_Processor_Models.pdf.
Full model specific documentation on the variant V7_20 is available OVP_Model_Specific_Information_microblaze_V7_20.pdf.
Location: The Fast Processor Model source and object file is found in the installation VLNV tree: xilinx.ovpworld.org/processor/microblaze/1.0
Processor Endian-ness: This model can be set to either endian-ness (normally by a pin, or the ELF code).
Processor ELF Code: The ELF code for this model is: 0xbd
QuantumLeap Support: The processor model is qualified to run in a QuantumLeap enabled simulator.
The Xilinx MicroBlaze_V7_20 SystemC TLM2 Fast Processor Model also has parameters, model commands, and many registers.
The model may also have hierarchy or be multicore and have other attributes and capabilities.
To see this information, please have a look at the model variant specific documents.
Click here to see the detailed document OVP_Model_Specific_Information_microblaze_V7_20.pdf.
Information on the Xilinx MicroBlaze_V7_20 OVP Fast Processor Model can also be found on other web sites::
www.ovpworld.org has the library pages http://www.ovpworld.org/library/wikka.php?wakka=CategoryProcessor
www.imperas.com has more information on the model library
http://www.ovpworld.org: Debugging Applications with Eclipse running on OVP platforms
http://www.ovpworld.org: iGen Platform and Module Creation User Guide
http://www.ovpworld.org: Xilinx MicroBlaze Bare Metal Demos Video Presentation
http://www.ovpworld.org: OR1K Demo Video Presentation
Currently available Fast Processor Model Families.