|Port Type||Name||Width (bits)||Description|
This page provides detailed information about the SystemC TLM2 Fast Processor Model of the ARM Cortex-M1 core.
Processor IP owner is ARM Holdings. More information is available from them here.
OVP Fast Processor Model is written in C.
Provides a C API for use in C based platforms.
Provides a native C++ interface for use in SystemC TLM2 platforms.
The model is written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor.
The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance.
The model is provided as a binary shared object and is also available as source (different models have different licensing conditions). This allows the download and use of the model binary or the use of the source to explore and modify the model.
The model has been run through an extensive QA and regression testing process.
This model executes instructions of the target architecture and provides an interface for debug access. An interface to GDB is provided and this allows the connection of many industry standard debuggers that use the GDB/RSP interface. For more information watch the OVP video here.
The model also works with the Imperas Multicore Debugger and advanced Verification, Analysis and Profiling tools.
Model downloadable (needs registration and to be logged in) in package armm.model for Windows32 and for Linux32
Model Variant name: Cortex-M1
ARMM Processor Model
Usage of binary model under license governing simulator usage.
Note that for models of ARM CPUs the license includes the following terms:
Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:
If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.
If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.
In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.
Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.
The License agreement does not entitle Licensee to manufacture in silicon any product based on this model.
The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.
The License agreement does not entitle Licensee to use the model to emulate an ARM based system to run application software in a production or live environment.
Source of model available under separate Imperas Software License Agreement.
Performance Monitors are not implemented.
Debug Extension and related blocks are not implemented.
Models have been extensively tested by Imperas. ARM Cortex-M models have been successfully used by customers to simulate the Micrium uC/OS-II kernel and FreeRTOS.
The model is configured with 16 interrupts and 2 priority bits (use override_numInterrupts parameter to change the number of interrupts; the number of priority bits is fixed in this profile).
Thumb instructions are supported.
MPU is not present. Use parameter override_MPU_TYPE to enable it if required.
SysTick timer is present. Use parameter SysTickPresent to disable it if required.
Unprivileged/Privileged Extension is present. Use parameter unprivilegedExtension to disable it if required.
VTOR register is present. Use parameter VTORPresent to disable it if required.
TCMs are present (ITCM is 16384 bytes, DTCM is 16384 bytes). Use parameters override_ITCMSize and override_DTCMSize to set TCM sizes if required (note that these parameters specify size codes in CFGITCMSZE/CFGDTCMSZE format, not byte sizes).
When TCMs are present, bus ports called ITCM and DTCM are created so that TCM contents may be viewed or modified externally by connecting to these ports. Parameter useInternalTCMs specifies whether TCM memory is modeled internally or externally. If modeled externally, the TCMs must be implemented on a bus which is then connected to the TCM bus ports listed above.
Use parameter override_ACTLR to specify whether TCMs should be enabled or disabled at reset.
OVP simulator downloadable (needs registration and to be logged in) in package OVPsim for Windows32 and for Linux32
OVP Download page here.
OVP documentation that provides overview information on processor models is available OVP_Guide_To_Using_Processor_Models.pdf.
Full model specific documentation on the variant Cortex-M1 is available OVP_Model_Specific_Information_armm_Cortex-M1.pdf.
Location: The Fast Processor Model source and object file is found in the installation VLNV tree: arm.ovpworld.org/processor/armm/1.0
Processor Endian-ness: This model can be set to either endian-ness (normally by a pin, or the ELF code).
Processor ELF Code: The ELF code for this model is: 0x28
QuantumLeap Support: The processor model is qualified to run in a QuantumLeap enabled simulator.
The Cortex-M1 SystemC TLM2 Fast Processor Model also has parameters, model commands, and many registers.
The model may also have hierarchy or be multicore and have other attributes and capabilities.
To see this information, please have a look at the model variant specific documents.
Click here to see the detailed document OVP_Model_Specific_Information_armm_Cortex-M1.pdf.
Information on the Cortex-M1 OVP Fast Processor Model can also be found on other web sites::
www.ovpworld.org has the library pages http://www.ovpworld.org/library/wikka.php?wakka=CategoryProcessor
www.fast-models.com has the page www.fast-models.com/arm_models/cortex-m1
www.fast-cpu-models.com has the page www.fast-cpu-models.com/arm_models/cortex-m1
www.processor-models.org has the page www.processor-models.org/arm_models/cortex-m1
www.fast-processor-models.org has the page www.fast-processor-models.org/arm_models/cortex-m1
www.cpu-models.org has the page www.cpu-models.org/arm_models/cortex-m1
www.fast-core-models.org has the page www.fast-core-models.org/arm_models/cortex-m1
www.cpu-model-simulator.com has the page www.cpu-model-simulator.com/arm_models/cortex-m1
www.cpu-model-emulator.com has the page www.cpu-model-emulator.com/arm_models/cortex-m1
www.embedded-processor-models.org has the page www.embedded-processor-models.org/arm_models/cortex-m1
www.embedded-cpu-models.org has the page www.embedded-cpu-models.org/arm_models/cortex-m1
www.fast-model-tools-user-guide.com has the page www.fast-model-tools-user-guide.com/arm_models/cortex-m1
www.fast-iss-model.org has the page www.fast-iss-model.org/arm_models/cortex-m1
www.cpu-model-simulink.org has the page www.cpu-model-simulink.org/arm_models/cortex-m1
www.simulation-model.com has the page www.simulation-model.com/arm_models/cortex-m1
www.model-emulator.com has the page www.model-emulator.com/arm_models/cortex-m1
www.emulation-model.com has the page www.emulation-model.com/arm_models/cortex-m1
www.foundation-models.com has the page www.foundation-models.com/arm_models/cortex-m1
www.systemc-models.org has the page www.systemc-models.org/arm_models/cortex-m1
www.systemc-cpu-models.org has the page www.systemc-cpu-models.org/arm_models/cortex-m1
www.systemc-processor-models.org has the page www.systemc-processor-models.org/arm_models/cortex-m1
www.systemc-tlm-models.org has the page www.systemc-tlm-models.org/arm_models/cortex-m1
www.systemc-tlm-cpu-models.org has the page www.systemc-tlm-cpu-models.org/arm_models/cortex-m1
www.systemc-tlm-processor-models.org has the page www.systemc-tlm-processor-models.org/arm_models/cortex-m1
www.systemc-fast-models.org has the page www.systemc-fast-models.org/arm_models/cortex-m1
www.systemc-tlm-models-library.org has the page www.systemc-tlm-models-library.org/arm_models/cortex-m1
www.imperas.com has more information on the model library
http://www.ovpworld.org: Using OVP Fast Processor Models with OVPsim and other simulators
http://www.ovpworld.org: Function by function Reference Guide for BHM / PPM APIs.
Currently available Fast Processor Model Families.